CMOS Voltage Level-Up Shifter – A Review

نویسندگان

  • Shweta Gupta
  • Manoj Kumar
چکیده

This paper presents a review on various CMOS voltage level shifters. A voltage level-shifter shifts the level of output voltage from a digital circuit. Level Shifter circuits are compared in terms of output voltage level, power consumption and delay. The input voltage is set to 1.6V. Simulations have been carried out in SPICE based on TSMC 0.18μm CMOS technology. Keywords—CMOS, dual voltage supply, voltage level shifter.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Low Power Level-Up Shifter for Reduction of Static Power Dissipation in CMOS Technology

Static power dissipation is increases with the scaling in threshold voltage and expected to become important part of total power consumption. In the present work, a new configuration of level shifters for low power application in 0.25μm technology has been presented. The proposed circuits utilize the merit of stacking technique by which there is reduction in leakage power. In this work a new le...

متن کامل

Low Leakage Multi Threshold Level Shifter Design using Sleepy Keeper

In this paper, a low leakage multi Vth level shifter is designed for robust voltage shifting from sub threshold to above threshold domain using MTCMOS technique and sleepy keeper. Multi Threshold CMOS is an effective circuit level technique that improves the performance and design by utilizing both low and high threshold voltage transistors. Power dissipation has become an overriding concern fo...

متن کامل

A Novel Energy Efficient Transmission gate Voltage Level Shifter for multi VDD systems

A new design of level-up and level-down shifter for low-power and high speed applications has been presented. Level-up and level-down operations can be perform by using the new well-organized Transmission gate Voltage Level Shifter (TVLS). In this paper a novel voltage level shifter have introduced that performs level-up shift or level-down shifts. In this, the circuit watch its input logic vol...

متن کامل

A Level-up Shifter using MTCMOS Technique for Power Minimization

Level shifter is an interfacing circuit which can interface low core voltage to high input-output voltage. It allows communication between different modules without adding up any extra supply pin. The main objective of the work is to minimize power dissipation in shifter circuit, which is due to different supply voltages in the circuit. The proposed method uses MTCMOS technique, which is one of...

متن کامل

A Novel High-Speed and Low-Voltage CMOS Level-Up/Down Shifter Design for Multiple-Power and Multiple-Clock Domain Chips

A novel high-speed and low-voltage CMOS level shifter circuit is proposed. The proposed circuit is suitable for block-level dynamic voltage and frequency scaling (DVFS) environment or multiple-clock and multiple-power-domain logic blocks. In order to achieve high performance in a chip consisting of logic blocks having different VDD voltages, the proposed circuit uses the circuit techniques to r...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2013